(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



A TRANS THINDON IN RELIED FOR A BUILD BOWN DIRECTOR OF A CONTRACT THIN COLOR BOWN INTO COLOR WAS A COLOR

(43) International Publication Date 19 February 2004 (19.02.2004)

PCT

(10) International Publication Number WO 2004/015767 A1

(51) International Patent Classification⁷: 23/495, 25/065

H01L 23/367,

(21) International Application Number:

PCT/SG2002/000170

(22) International Filing Date:

30 July 2002 (30.07.2002)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): IN-FINEON TECHNOLOGIES AG [DE/DE]; St.-Martin-Strasse 53, 81669 Munich (DE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): FERNANDEZ, Elstan, Anthony [IN/SG]; Blk 105 Aljunied Crescent, #02-221, Singapore 380105 (SG).

(74) Agent: WATKIN, Timothy, Lawrence, Harvey; Lloyd Wise, Tanjong Pagar, P.O. Box 636, Singapore 910816 (SG).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


of inventorship (Rule 4.17(iv)) for US only

Published:

- with international search report
- with amended claims

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: HEAT DISSIPATION DEVICE FOR INTEGRATED CIRCUITS



(57) Abstract: An integrated circuit (27, 67) is packaged by mounting it onto a substrate (11, 55) with a heat conductive plate (1, 41) interposed between the integrated circuit (27, 67) and the substrate (11, 55). The plate (1, 41) has portions (5, 7, 9) extending laterally out from under the integrated circuit, and these portions conduct away heat generated by the integrated circuit (27, 67). The plate (1, 41) may be connected to ground, and be connected by wire bonding to pads of the integrated circuit (27, 67) which are to be grounded. In one arrangement, the plate (1) may be located above a second integrated circuit such as a flipchip (22). In another arrangement, a plurality of integrated circuits (67) may be connected to the substrate (55) via the plate (41), and the substrate (55) and plate (41) singulated together to form a plurality of packages.

10

15

20

25

Heat Dissipation Device for Integrated Circuits

Field of the invention

The present invention relates to a method of forming semiconductor packages, and to packages which are the result of the method.

Background of the invention

Several ways are known of mounting a semiconductor integrated circuit (die) onto a surface of a substrate. This process is known as "packaging". The substrate has electrical connections leading out of the substrate (e.g. through the material of the substrate, through "via holes") for connection to other components.

For example, in the case of an integrated circuit having input/output die pads, it is well known to mount the integrated circuit onto a substrate having corresponding electrical pads which are electrically connected out of the substrate (e.g. by via holes). Wire bonding is used to connect the pads of the integrated circuit to respective pads of the substrate, and then the die and wire bonds are encased in resin. Optionally, a number of integrated circuits can be mounted on a single substrate in this way, and then the substrate "singulated", i.e. cut to provide a number of individual packaged devices each containing one (or more) of the integrated circuits.

In a second example, a "flipchip" is an integrated circuit where the input/output connections are provided as electrically conductive protrusions on one of its surfaces. The flipchip is mounted in a cavity formed on the upper surface of the integrated circuit, with the protrusions facing downwardly. The protrusions are received into openings in the substrate (i.e. in the surface at the bottom of the cavity). Each opening includes electrically conductive material which

contacts the protrusions, and the openings are in turn are electrically connected out of the substrate (e.g. by via holes). Again, once the flipchip is in position, it is encased in protective resin, which may fill the cavity

In some arrangements, it is known to provide a flipchip encased as described in the preceding paragraph, and a second integrated circuit mounted directly above it. The second integrated circuit is connected by wire bonding to pads on the upper surface of the substrate laterally outward of the cavity. Then the second integrated circuit is encased in resin.

10

15

20

25

30

One of the main limitations on integrated circuit design is heat generation within the integrated circuit, since if the integrated circuit overheats, it may fail operate properly. It would therefore be advantageous to provide ways of mounting integrated circuits on substrates such that heat is more easily transmitted from them.

Summary of the invention

The present invention aims to provide a new and useful semiconductor packages (that is, substrates incorporating at least one integrated circuit mounted thereon), and methods for mounting integrated circuits on substrates.

In general terms, the present invention proposes that an integrated circuit is mounted on a substrate via a heat conductive plate interposed between the integrated circuit and the substrate and having at least one portion extending laterally out from under the integrated circuit.

The integrated circuit is generally of the type having pads for connection to the substrate by wire bonding. Following the wire bonding, the integrated

20

25

30

circuit and wire bonds are encased in resin, but the plate preferably extends out of the resin, so that heat generated in the integrated circuit is conducted out of the resin.

The plate is preferably shaped so as to not to block the areas at which the pads of the integrated circuit are connected to the substrate. For example, the plate may extend out from under the integrated circuit in directions which are diagonal relative to the overall square or rectangular circumference of the integrated circuit, since the integrated circuit will not generally require wire bonding to the substrate in these directions.

Preferably, the plate is grounded. In this case, it may supplement or even replace the ground ring (that is, the device which in many known arrangements is provided electrically connected to ground and also to the pads of the integrated circuit which are to be grounded). Some or all of these ground pads may instead be connected to the plate. If any ground ring is provided, it may be electrically connected to the plate. In the case that certain pads of the integrated circuit are to be electrically connected to ground, then it is desirable that the plate should extend out from under the integrated circuit in the direction towards these pads.

The plate may have portions of increased thickness laterally outward from the integrated circuit. For example, there may be a rim extending in transversely to the substrate surface. Optionally, a further heat-transmissive element may be connected to the plate after the application of the resin, for example to the rim.

The present device may be used in arrangements which include a flipchip. In this case, the plate may be mounted over a flipchip (preferably directly onto the upper surface of a flipchip which has not been encased in resin, or in alternative arrangements onto the upper surface of resin encasing the flipchip).

In cases when a plurality of integrated circuits are mounted onto the same substrate, a single heat conductive plate is preferably provided extending under more than one of the integrated circuits (e.g. preferably under all the integrated circuits), and this plate too is cut when the substrate is singulated.

Brief description of the figures

10

15

20

5

Two embodiments of the invention will now be described in detail for the sake of example only, with reference to the following figures in which:

- Fig. 1 shows in top view a heatspreader plate used in a first embodiment;
- Fig. 2 shows in an assembled structure which is the first embodiment of the invention and includes the plate of Fig. 1;
 - Fig. 3 is an exploded perspective view of the arrangement of Fig. 2;
- Fig. 4, which is composed of Figs. 4(a) and 4(b), illustrates the mounting of a heatspreader plate in the second embodiment of the invention;
- Fig. 5 shows in an assembled structure which is the second embodiment of the invention and includes the plate of Fig. 4(a); and
 - Fig. 6 is an exploded perspective view of the arrangement of Fig. 5.

<u>Detailed Description of the Embodiments</u>

A first embodiment of the invention is shown in Figs. 1-3. Referring to Fig. 1, the heatspreader plate 1 is composed of a central portion 3, four lateral arms 5, four diagonal arms 7 and a rim portion 9. As seen (for example in Fig. 3) the rim portion 9 includes a rim extending upwardly, so that the rim portion 9

30

is thicker in the height direction than the other portions of the plate 1. The plate 1 is preferably formed of metal, such as an aluminium/copper alloy.

Turning to Fig. 2, a structure according to the invention is shown in cross section. The plate 1 is mounted on a substrate 11 having three layers 13, 15, 5 17. The upper layer 13 contains a square central aperture so that the substrate 11 includes a cavity 21. A flipchip 22 is located in the cavity 21 and connected to the bottom surface of the cavity 21 by protrusions 23. These protrusions are surrounded by an underfill layer 25, which may be of resin. The central portion 3 of the device 1 is sandwiched between the flipchip 22 10 and the die 27, and preferably connected to each by a heat-conductive glue. The pads on the die 27 are connected by wire bonds 29 to corresponding pads on the upper surface of layer 13 laterally outward from the cavity 21. The die 27 is encased in resin 31. The undersurface of the substrate 11 is provided with eutectic solder balls 33. In this cross section two of the diagonal 15 arms 7 are visible laterally outward from the resin 31. Since the plate 1 contacts both the die 27 and the flipchip 22, it is able to receive heat generated within each and transmit it out of the structure laterally (i.e. in the sideways direction in Fig. 2). Note that the plate 1 preferably extends laterally outside the resin 31 in all four lateral directions. 20

Turning to Fig. 3 the structure of Fig. 2 is shown in an exploded view, with the plate 1 taking the form shown in Fig. 1. In this view the pads 35 on the upper surface of the layer 13 are visible, with their corresponding via holes 36. Note that when the plate 1 rests on the substrate 11, the diagonal arms 7 tend not to cover any of these pads 35. The lateral arms 5 do however cover some of the pads 5. For this reason the lateral arms 5 may be omitted. Alternatively, if the lateral arms 5 are included, the die 27 may be designed such that its pads which correspond in position to the position of these arms (i.e. its pads at the centre of its sides) are the pads which are to be connected to ground. In this

10

15

20

25

case, these pads may be connected directly to the plate 1 rather than to pads on the substrate 11.

Note that it is preferred that the rim portion 9 of the device 1 (i.e. the portion of the device 1 which entirely encircles the die 27) is laterally outward of the edge of the substrate 11. This is because the upper surface of the substrate 11 may include a number of areas (such as via holes) having a function which would be disrupted if they were connected to ground. Since the rim 9 is laterally outward of the substrate, the area at which the substrate 11 and plate 1 contact each other is minimised.

The order of steps used to form the arrangement of Fig. 3 is as follows. Firstly, after bumping, the flipchip 22 is located on the substrate 11. Then, the underfill layer 25 is applied. Then the plate 1 is attached to the flipchip 22 by heat-conductive glue. Then the die 27 is attached to the plate 1 by heatconductive glue. To avoid pressure of the die 27 upon the flipchip 22 the flipchip 22 should be larger in area than the die 27, and this feature also has advantages in terms of the IO count of the two devices. Then the wirebonding is done to connect the substrate 11 and the die 27. Once wirebonding is completed, the resin 31 is applied. As shown in Figs. 2 and 3 the resin 31 is only applied to a central region of the substrate 11 (using a mould, not shown), however the plate 1 can itself constitute the mould and in this case the resin might extend laterally as far as the rim 9. Alternatively, another rim might be formed on the plate 1 laterally inward of the rim 9 to provide the sides of a mould in which the resin 31 could be formed. Curing of the resin 31 is performed only once to avoid die crack. The marking is done to complete the packaging.

Optionally, further heat dissipative devices may be attached to the plate 1 (at this stage, or earlier) to aid the transmission of head out of the plate 1.

10

15

The second embodiment of the invention is shown with reference to Figs 4 to 6. The second embodiment relates to a LFBGAS (low profile ball grid array package) with a fine ball pitch (0.5, 0.65 or 1.00mm). Such BGA packages, delivering higher performance and thermal dissipation, are shrinking in size, so that packaging such silicon dies in an increasing challenge.

The headspreader plate shown in Fig. 4(a) is an aluminium/copper alloy. It is provided as a matrix 41 having central portions 43 for location under integrated circuits and diagonal arm portions 47. It is provided with a strip 49 including holes 51 for location onto holes 53 provided on a substrate strip. The substrate 55 is shown in top view in Fig. 4(b). It has slots 57, and is provided with a heat-conductive adhesive 59 located in the pattern shown in Fig. 4(b), having regions 61 onto which the central portions 43 of the matrix 41 are located. It further has regions 63 onto which the arm portions 47 of the matrix 41 are located.

The structure of a portion of the arrangement after the matrix 41 is attached to the substrate 55 is shown in cross-section in Fig. 5. The substrate 55 is provided with via holes 63 and eutetic solder balls 65 connected to the substrate 55 by a copper connection. The substrate 55 is connected to the matrix 41 by the heat-conductive adhesive 59. Subsequently, the die 67 is connected to the central portion 43 of the matrix 41 using the same heat conductive adhesive.

25

20

Wire-bonds 69 are produced. Optionally, ground pads at the corners of the die can be directly connected to the diagonal arms 47. Then a resin 71 is formed encasing the die 67 and the wire bonds 69.

Singulation is now performed, separating the structure of Fig. 5 into separate units 73 each including a single die 67. The result is shown, in an exploded view, in Fig. 6. Note that due to the singulation process, the matrix 41 has been sliced into a section 75 within each unit 73 which includes a single central region 43 and four diagonal arms 47 (each of which is half as long as the diagonal arms of Fig. 4(a)). By the section 75 of the matrix 41 heat generated by the die 67 is transmitted out of the package at its corners. The section 75 may be connected to ground.

Although only two embodiments of the invention have been described in detail, many variations of them are possible within the scope of the invention as will be clear to a skilled reader.

PCT/SG2002/000170

Claims

5

15

25

- 1. A semiconductor package including a substrate, an integrated circuit mounted on the substrate, and a heat conductive plate having a portion interposed between the integrated circuit and the substrate, the heat conductive plate being heat-conductively connected to the integrated circuit and having at least one portion extending laterally out from between the integrated circuit and the substrate.
- A semiconductor package according to claim 1 in which the integrated
 circuit is encased in resin, the plate extending out of the resin, whereby heat
 generated in the integrated circuit is conducted out of the resin.
 - 3. A semiconductor package according to claim 1 or claim 2 in which the plate includes a central region disposed between the substrate and the integrated circuit and arms extending laterally from the central region with openings between them, the integrated circuit being connected to the substrate by wire bonding in the openings.
- A semiconductor package according to claim 3 in which at least one of
 the arms extends in a direction which is diagonal relative to the overall square
 or rectangular profile of the integrated circuit.
 - 5. A semiconductor package according to any preceding claim in which the plate is grounded and electrically connected to at least one ground input of the integrated circuit.
 - 6. A semiconductor package according to any preceding claim in which the plate includes at least one portion of increased thickness laterally outward from the integrated circuit.

7. A semiconductor package according to any preceding claim further comprising a second integrated circuit disposed between the plate and the substrate.


5

8. A semiconductor package according to claim 7 in which the plate is in heat-conductive contact to the second integrated circuit, whereby heat generated by the second integrated circuit is conducted away from the second integrated circuit by the plate.

10

- 9. A semiconductor package according to claim 7 or 8 in which the second integrated circuit is a flipchip.
- 10. A method of forming a semiconductor package which includes securing a heat-conductive plate over a substrate, mounting at least one integrated circuit over the heat-conductive plate with a heat-conductive connection therebetween, the heat conductive plate having at least one portion extending laterally out from between the integrated circuit and the substrate.
- 20 11. A method according to claim 10 in which after mounting the integrated circuit to the heat-conductive plate the integrated circuit is embedded in resin, the heat-conductive plate extending laterally out of the resin.
- 12. A method according to claim 10 or claim 11 in which, prior to securing
 the heat-conductive plate to the substrate a second integrated circuit is
 mounted on the substrate, the heat-conductive plate being secured to the
 substrate with the second integrated circuit between a portion of the plate and
 the substrate.

12. A method according to claim 10, claim 11 or claim 12 in which there are a plurality of said integrated circuits, the plate extending between each of the integrated circuits and the substrate, the method further including a singulation step in which the substrate and plate are cut to produce a plurality of semiconductor packages each including at least one of the integrated circuits.



AMENDED CLAIMS

[Received by the International Bureau on 16 May 2003 (16.05.03): original claim 12 replaced by amended claims 13 (1 page)]

13. A method according to claim 10, claim 11 or claim 12 in which there are a plurality of said integrated circuits, the plate extending between each of the integrated circuits and the substrate, the method further including a singulation step in which the substrate and plate are cut to produce a plurality of semiconductor packages each including at least one of the integrated circuits.

FIG 1





FIG 2



SUBSTITUTE SHEET (RULE 26)

FIG 3




FIG 4A







FIG 4B



SUBSTITUTE SHEET (RULE 26)

FIG 5





SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

Internatio Application No

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L23/367 H01L23/495 H01L25/065

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched


Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Х	US 5 986 340 A (SMITH JOSEPH O ET AL) 16 November 1999 (1999-11-16) column 3, line 25 - line 64	1-6,10, 11
γ .	column 4, line 50 -column 7, line 9 figures 2A,2B,3A,3B	7-9,12, 13
X	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 07, 29 September 2000 (2000-09-29) -& JP 2000 106410 A (MATSUSHITA ELECTRONICS INDUSTRY CORP), 11 April 2000 (2000-04-11) abstract paragraphs '0005!,'0008!,'0010!-'0015! figures 1-5	1-4,6, 10,11
	-/	

X Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
 Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed 	 "T" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search 9 May 2003	Date of mailing of the international search report $16/05/2003$
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Morena, E

INTERNATIONAL SEARCH REPORT



		3d 02/001/0
C.(Continua	tion) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Υ	US 6 294 838 B1 (PENG GENTLE) 25 September 2001 (2001-09-25)	7-9,12
A	abstract column 1, line 40 -column 2, line 23 figures 1,2 claim 1	1,5,10
Υ	US 6 314 639 B1 (CORISIS DAVID J) 13 November 2001 (2001-11-13)	13
А	column 2, line 44 -column 4, line 26; figures 1,3	1,2,10, 11
A	US 6 326 242 B1 (BROOKS MIKE ET AL) 4 December 2001 (2001-12-04) abstract column 3, line 66 -column 4, line 7 column 4, line 51 -column 5, line 27 claims 1,2; figures 1,7	1,2,10, 11,13

INTERNATIONAL SEARCH REPORT

Intern	atlo	pplication No
	SG	02/00170

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5986340	Α	16-11-1999	NONE		
JP 2000106410	Α	11-04-2000	NONE	7	
US 6294838	B1	25-09-2001	NONE		
US 6314639	B1	13-11-2001	US US	6163956 A 6505400 B1	26-12-2000 14-01-2003
US 6326242	B1	15-11-2001	US US	6049125 A 2001041370 A1	11-04-2000 15-11-2001